Le livre est actuellement en rupture de stock
En savoir plus sur le livre
The book covers essential topics in chip design, structured into seven comprehensive chapters. It delves into physical design flow, timing constraints, and place and route concepts, along with insights into tool vendors and process constraints. Key areas such as timing closure, methodology, ECO, spare gates, and formal verification are also addressed. Additionally, it explores coupling noise and strategies for chip optimization and tapeout, making it a valuable resource for understanding the intricacies of modern chip design.
Achat du livre
Introduction to Place and Route Design in VLSIs, Patrick Lee
- Langue
- Année de publication
- 2007
- product-detail.submit-box.info.binding
- (souple)
Nous vous informerons par e-mail dès que nous l’aurons retrouvé.
Modes de paiement
Il manque plus que ton avis ici.